Design and implementation of a new digital automatic gain control E. Tisserand and Y. Berviller This work describes and tests a new design method of an all-digital automatic gain control easy to implement. The discretization of the instantaneous gain provides a recursive form that merges the exponential function with the level detection. The first proposed circuit is well adapted for a software implementation. It comprises a simple control loop and two multipliers. It does neither contain digital filter nor divider and its setting only requires a loop gain parameter. Some tests were conducted on real digital audio signals with a dynamic range of 80 dB and they validate this approach. Under some conditions, the second circuit can even be simpler since it requires only one multiplier. It is well adapted to an FPGA implementation for high speed signal processing.
Introduction: Automatic Gain Control (AGC) is used in all applications that requires the processing of wide dynamic range signals (Acoustics, Imaging, Telecommunications, Digital Audio Broadcasting, Radar …). The purpose of this function is to equalize the level of the output signal whatever the level of the input signal. An ideal AGC obeys the following equation
Where Xrms is the RMS value of the input signal x(t) computed over a chosen duration and Yref a positive factor corresponding to the desired level for the output signal y(t). In order to avoid the use of a divider that would seriously reduce the processing speed, most analog or digital methods use a Variable Gain Amplifier (VGA) controlled through a feedback loop ( Fig. 1 ).
x(t) The numerous proposed solutions [1] vary according to the detection type (envelope, square law, true RMS, log), the loop transfer function or the VGA structure that is used. Since more than two decades, researchers and engineers develop digital AGC [2] [3] . Kim and Im [4] propose a low cost version that requires the computation of the average output power. To overcome this diversity of solutions and to simplify the design phase, we propose a new all-digital method that needs no level detector. It implements a reduced number of parameters in a solution that is optimized for fast processing architectures.
be the instantaneous gain of the VGA
is estimated by the short-term square mean of the signal so that ) t ( h 2 can be determined by the diagram given in Fig. 2 .
Fig. 2 Estimate of the reciprocal of the instantaneous gain
 is the filter time constant and p is the Laplace transform variable This diagram obeys the following differential equation
Finally the instantaneous gain of the VGA can be expressed as
Within a constant factor, the solution of (2) is given by
The AGC that uses this feedback loop is shown in Fig. 3 . The numerical integration can be computed in a recursive way
Thus we can also compute gk according to a geometric progression
In practice the reference level Yref is chosen to be equal to 1 and the time constant  is much greater than TS In this case we have
The common ratio of gk can thus be approximated by its first order Taylor development
With those approximations, we obtain the diagram of the digital AGC in Fig. 4 . Fig. 4 Proposed digital feedback AGC This diagram neither requires digital filter nor divider. Its setting only requires the determination of the factor d. In the case of a low level input signal, the common ratio of gk equals 1 + d for each sample period which corresponds to a rising rate of about 8,68dFs = 8.68/2 dB/s. The falling rate is much faster. Fig. 5 shows the output signal when the input is a 1 kHz unitary amplitude sinusoid with an attenuation of 60 dB in the time interval from 1 to 4 s. Here d = 10 -3 and FS = 44100 Hz hence a gain variation rate of 380 dB/s. [4] . Since the level detector of the signal is no more needed, our system is both simpler and faster. For comparison purposes, we made two implementations (ours and Kim's one) on a low-cost FPGA (Altera Cyclone V 5CEBA2F17A7). The results are given in Table 1 . In the particular cases where d is chosen as a negative integer power of two, one of the two multipliers becomes a right shift operator that requires no FPGA ressources (only routing) combined with an adder-subtractor. Conclusion: the instantaneous gain of an ideal AGC can be expressed as a single differential equation whose general solution requires an exponential function and the square of the output signal. The discretization of this gain introduces a recursive expression that can be simplified in order to merge the exponential function and the output signal level detector. The first proposed diagram is well adapted to a fast software implementation. It needs neither digital filters nor dividers. Its setting requires only choosing the loop gain that also impacts the response time of the system. Tests provided with a digital sound that has a dynamic range of 0 to -80 dB show a low distortion in steady state and an inaudible quick transient. Finally we propose a second version that is optimized for a fast and small hardware implementation. 
